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Motionestimationisthemostdemandingoperationofavideoencoder,correspondingtoatleast80%oftheoverallcomputational
cost. As a consequence, with the proliferation of autonomous and portable handheld devices that support digital video coding,
data-adaptive motion estimation algorithms have been required to dynamically conﬁgure the search pattern not only to avoid
unnecessary computations and memory accesses but also to save energy. This paper proposes an application-speciﬁc instruction
set processor (ASIP) to implement data-adaptive motion estimation algorithms that is characterized by a specialized datapath and
a minimum and optimized instruction set. Due to its low-power nature, this architecture is highly suitable to develop motion
estimators for portable, mobile, and battery-supplied devices. Based on the proposed architecture and the considered adaptive
algorithms, several motion estimators were synthesized both for a Virtex-II Pro XC2VP30 FPGA from Xilinx, integrated within
an ML310 development platform, and using a StdCell library based on a 0.18μm CMOS process. Experimental results show that
the proposed architecture is able to estimate motion vectors in real time for QCIF and CIF video sequences with a very low-power
consumption. Moreover, it is also able to adapt the operation to the available energy level in runtime. By adjusting the search
pattern and setting up a more convenient operating frequency, it can change the power consumption in the interval between
1.6mW and 15mW.
Copyright © 2007 T. Dias et al. This is an open access article distributed under the Creative Commons Attribution License, which
permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
Motion estimation (ME) is one of the most important op-
erations in video encoding to exploit temporal redundancies
in sequences of images. However, it is also the most com-
putationally costly part of a video codec. Despite that, most
of the actual video coding standards apply the block match-
ing (BM) ME technique on reference blocks and search areas
of variable size [1]. Nevertheless, although the BM approach
simpliﬁes the ME operation by considering the same trans-
lation movement for the whole block, real-time ME with
power consumption constraints is usually only achievable
with specialized VLSI processors [2]. In fact, depending on
the adopted search algorithm, up to 80% of the operations
required to implement a MPEG-4 video encoder are devoted
to ME, even when large search ranges are not considered [3].
The full-search block-matching (FSBM) [4] method has
been, for several years, the most adopted method to develop
VLSI motion estimators, due to its regularity and data in-
dependency. In the 90s, several nonoptimal but faster search
block-matchingalgorithmswereproposed,suchasthethree-
step search (3SS) [5], the four-step search (4SS) [6], and the
diamond search (DS) [7]. However, these algorithms have
been mainly applied in pure software implementations, bet-
ter suited to support data-dependency and irregular search
patterns, which usually result in complex and ineﬃcient
hardware designs, with high power consumption.
The recent demand for the development of portable and
autonomous communication and personal assistant devices
imposes additional requirements and constraints to encode
video in real time but with low power consumption, main-
taining a high signal-to-noise ratio for a given bitrate. Re-
cently, the FSBM method was adapted to design low-power
architectures based on a ±1 full-search engine that imple-
ments a ﬁxed 3 × 3 square search window [8], by exploit-
ing the variations of input data to dynamically conﬁgure the
search-window size [9], or to guide the search pattern ac-
cording to the gradient-descent direction.
Moreover, new data-adaptive eﬃcient algorithms have
also been proposed, but up until now only software im-
plementations have been presented. These algorithms avoid
unnecessary computations and memory accesses by taking2 EURASIP Journal on Embedded Systems
advantage of temporal and spacial correlations, in order to
adapt and optimize the search patterns. These are the cases
of the motion vector ﬁeld adaptive search technique (MV-
FAST),theenhancedpredictivezonalsearch(EPZS)[10,11],
and the fast adaptive motion estimation (FAME) [12]. In
these algorithms, the correlations are exploited by carrying
information about previously computed MVs and error val-
ues, in order to predict and adapt the current search space,
namely, the start search location, the search pattern, and the
search area size. These algorithms also comprise a limited
number of diﬀerent states. Such states are selected according
tothresholdvaluesthataredynamicallyadjustedtoadaptthe
search procedure to the video sequence characteristics.
This paper proposes a new architecture and techniques
to implement eﬃcient ME processors with low power con-
sumption. The proposed application-speciﬁc instruction set
processor(ASIP)platformwastailoredtoeﬃcientlyprogram
and implement a broad class of powerful, fast and adap-
tive ME search algorithms, using both the traditional ﬁxed
block structure (16×16pixels), adopted in H.261/H.263 and
MPEG-1/MPEG-2 video coding standards, or even variable-
block-size structures, adopted in H.264/AVC coding stan-
dards. Such ﬂexibility was attained by developing a simple
and eﬃcient microarchitecture to support a minimum and
specialized instruction set, composed by only eight diﬀerent
instructions speciﬁcally deﬁned for ME. In the core of this
architecture, a datapath has been specially designed around
a low-power arithmetic unit that eﬃciently computes the
sum of absolute diﬀerences (SAD) function. Furthermore,
theseveralcontrolsignalsaregeneratedbyaquitesimpleand
hardwired control unit.
A set of software tools was also developed and made
available to program ME algorithms on the proposed ASIP,
namely, an assembler and a cycle-based accurate simulator.
Eﬃcient and adaptive ME algorithms, that also take into ac-
count the amount of energy available in portable devices at
any given time instant, have been implemented and sim-
ulated for the proposed ASIP. The proposed architecture
was described in VHDL and synthesized for a Virtex-II Pro
FPGA from Xilinx. An application-speciﬁc integrated circuit
(ASIC) was also designed, using a 0.18μm CMOS process.
Experimental results show that the proposed ASIP is able to
encodevideosequencesinrealtimewithverylowpowercon-
sumption.
This paper is organized as follows. In Section 2,M Ea l g o -
rithms are described and adaptive techniques are discussed.
Section 3 presents the instruction set and the microarchitec-
ture of the proposed ASIP. Section 4 describes the software
tools that were developed to program and simulate the op-
eration of the ASIP with cycle level accuracy, as well as other
implementation aspects. Experimental results are provided
in Section 5, where the eﬃciency of the proposed ASIP is
compared with the eﬃciency of other motion estimators. Fi-
nally, Section 6 concludes the paper.
2. ADAPTIVE MOTION ESTIMATION
Block matching algorithms (BMA) try to ﬁnd the best match
for each macroblock (MB) in a reference frame, according to
a search algorithm and a given distortion measure. Several
search algorithms have been proposed in the last few years,
most of them using the SAD distortion measure, depicted in
(1), where Fcurr and Fprev denote the current and previously
coded frames, respectively,
SAD

vx,vy

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The well-known FSBM algorithm examines all possible
displaced candidates within the search area, providing the
optimal solution at the cost of a huge amount of computa-
tions.ThefasterBMAsreducethesearchspacebyguidingthe
search pattern according to generalcharacteristics of the mo-
tion, as well as the computed values for distortion. These al-
gorithms can be grouped in two main classes: (i) algorithms
that treat each macroblock independently and search ac-
cording to predeﬁned patterns, assuming that distortion de-
creases monotonically as the search moves in the best match
direction; (ii) algorithms that also exploit interblock correla-
tion to adapt the search patterns.
The 3SS, 4SS, and DS are well-known examples of fast
BMAsthatuseasquaresearchpattern.Theirmainadvantage
istheirsimplicity,beingtheaprioriknownpossiblesequence
oflocationsthatcanbeusedinthesearchprocedure.The3SS
algorithm examines nine distinctive locations at 9 ×9, 5 ×5,
and 3×3pixel search windows. In 4SS, search windows have
5×5pixelsintheﬁrstthreestepsand3×3pixelsinthefourth
step. If the minimal distortion point corresponds to the cen-
ter in any of the intermediate steps, this algorithm goes di-
rectly to the fourth and last step. On the other hand, the DS
algorithm performs the search within the limits of the search
area until the best matching is found in the center of the
searchpattern.Itappliestwodiamond-shapedpatterns:large
diamond search paattern (LDSP), with 9 search points, and
small diamond search pattern (SDSP) with 5 search points.
The algorithm initially performs the LDSP, moving it in the
directionofaminimaldistortionpointuntilitisfoundinthe
center of a large diamond. After that, the SDSP is performed
as a ﬁnal step.
The other class of more powerful and adaptive fast BMAs
exploits interblock correlation, which can be in both the
space and time dimensions. With this approach, information
fromadjacentMBsispotentiallyusedtoobtainaﬁrstpredic-
tionofthemotionvector(MV).TheMVFASTandtheFAME
are some examples of these algorithms.
The MVFAST is based on the DS algorithm, by adopting
both the LDSP and the SDSP along the search procedure (see
Figure 1). The initial central search point as well as the fol-
lowing search patterns are predicted using a set of adjacent
MBs, namely, the left, the top, and the top-right neighbor
MBs depicted in Figure 1(a). The selection between LDSP
and SDSP is performed based on the characteristics of the
motion in the considered neighbor MBs and on the values of
two thresholds, L1 and L2. As a consequence, the algorithm
performs as follows: (i) when the magnitude of the largestT. Dias et al. 3
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Figure 1: MVFAST algorithm: (a) neighbor MBs considered as potential predictors; (b-c) large diamond patterns; (d) switch from large to
small diamond patterns; (e-f) small diamond patterns.
(a) (b) (c) (d) (e)
Figure 2: FAME algorithm: (a) neighbor MBs considered as potential predictors; (b) large diamond pattern; (c) elastic diamond pattern;
(d) small diamond pattern; (e) considered motion vector predictions: average value and central value.
MV of the three neighbor MBs is below a given threshold
L1, the algorithm adopts an SDSP, starting from the cen-
ter of the search area and moving the small diamond until
the minimum distortion is found in the center of the dia-
mond; (ii) when the largest MV is between L1 and L2, the
algorithm uses the same central point but applies the LDSP
until the minimal distortion block is found in the center; an
additional step is performed with the SDSP; (iii) when the
magnitude is greater than L2, the minimum distortion point
among the predictor MVs is chosen as the central point and
the algorithm performs the SDSP until the minimum distor-
tion point is found in the center.
Meanwhile, the predictive motion vector ﬁeld adaptive
search technique (PMVFAST) algorithm has been proposed.
It incorporates a set of thresholds in the MVFAST to trade
higher speedup at the cost of memory size and memory
bandwidth. It computes the SAD of some highly probable
MVs and stops if the minimum SAD so far satisﬁes the stop-
ping criterion, performing a local search using some of the
techniques of MVFAST.
More recently, the FAME [12] algorithm was proposed,
claiming very accurate MVs that lead to a quality level very
close to the FSBM but with a signiﬁcant speedup. The FAME
algorithm outperforms MVFAST by taking advantage of the
correlation between MVs in both the spatial (see Figures
2(b)–2(d)) and the temporal (see Figure 2(e)) domains, us-
ing adaptive thresholds and adaptive diamond-shape search
patterns to accelerate ME. To accomplish such objective, it
features an improved control to conﬁne the search pattern
and avoid stationary regions.
When compared in terms of computational complexity,
all these algorithms are widely regarded as good candidates
for software implementations, due to their inherent irregular
processing nature. It is proved in this paper that by adopting
the proposed ASIP approach, it is possible to develop hard-
ware processors to eﬃciently implement not only any adap-
tive ME algorithm of this class, but also any other fast BMA.
In fact, the FSBM, 3SS, 4SS, DS, MVFAST, and FAME algo-
rithms have been implemented with the proposed ASIP, in
order to evaluate the performance of the processor.
3. ASIP INSTRUCTION SET AND
MICROARCHITECTURE
3.1. Instructionset
The instruction set architecture (ISA) of the proposed ASIP
was designed to meet the requirements of most ME algo-
rithms, including adaptive ones, but optimized for portable
and mobile platforms, where power consumption and im-
plementation area are mandatory constraints. Consequently,
such ISA is based on a register-register architecture and pro-
vides only a reduced number of diﬀerent operations (eight)
that focus on the most widely executed instructions in ME
algorithms. This register-register approach was adopted due
to its simplicity and eﬃciency, allowing the design of simpler
and less hardware consuming circuits. On the other hand, it
oﬀers increased eﬃciency due to its large number of general
purpose registers (GPRs), which provides a reduction of the
memory traﬃc and consequently a decrease in the program
execution time. The amount of registers that compose the
register ﬁle therefore results as a tradeoﬀ between the imple-
mentation area, memory traﬃc, and the size of the program
memory. For the proposed ASIP, the register ﬁle consists of4 EURASIP Journal on Embedded Systems
Table 1: Instruction-set architecture of the proposed ASIP. Categories of instruction operators and operation codes.
Opcode Mnemonic Instruction category 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
000 LD Memory data transfer Opcode t —
001 J Control Opcode cc — Address
010 MOVR Register data transfer Opcode Rd — Rs
011 MOVC Register data transfer Opcode t Rd Constant
100 SAD16 Graphics Opcode — Rd Rs1 Rs2
101 DIV2 Arithmetic Opcode — Rd Rs —
110 ADD Arithmetic Opcode — Rd Rs1 Rs2
111 SUB Arithmetic Opcode — Rd Rs —
24GPRsandeightspecialpurposeregisters(SPRs)capableof
storing one 16 bits word each. Such conﬁguration optimizes
the ASIP eﬃciency since: (i) the amount of GPRs is enough
to allow the development of eﬃcient, yet simple, programs
for most ME algorithms; (ii) the 16 bits data type covers all
the possible values assigned to variables in ME algorithms;
and (iii) the eight SPRs are eﬃciently used as conﬁguration
parameters for the implemented ME algorithms and for data
I/O.
The operations supported by the proposed ISA are
grouped in four diﬀerent categories of instructions, as can
be seen from Table 1, and were obtained as the result of the
analysis of the execution of several diﬀerent ME algorithms
[10, 11, 13]. The encoding of the instructions into binary
representation was performed using 16 bits and a ﬁxed for-
mat. For each instruction it is speciﬁed an opcode and up to
three operands, depending on the instruction category. Such
encoding scheme therefore provides minimum bit wasting
for instruction encoding and eases the decoding, thus allow-
ing a good tradeoﬀ between the program size and the eﬃ-
ciency of the architecture. In the following, it is presented a
brief description of all the operations of the proposed ISA.
3.1.1. Controloperation
The jump control operation, J, introduces a change in the
control ﬂow of a program, by updating the program counter
with an immediate value that corresponds to an eﬀective ad-
dress. The instruction has a 2 bits condition ﬁeld (cc) that
speciﬁes the condition that must be veriﬁed for the jump to
be taken: always or in case the outcome of the last executed
arithmetic or graphics operation (SAD16) is negative, posi-
tive or zero. Not only is this instruction important for algo-
rithmic purposes, but also for improving code density, since
it allows a minimization of the number of instructions re-
quired to implement an ME algorithm and therefore a re-
duction of the required capacity of the program memory.
3.1.2. Registerdatatransferoperations
Theregisterdatatransferoperationsallowtheloadingofdata
into a GPR or SPR of the register ﬁle. Such data can be the
content of another register in the case of a simple move in-
struction, MOVR, or an immediate value for constant load-
ing, MOVC. Due to the adopted instruction coding format,
the immediate value is only 8 bits width, but a control ﬁeld
(t) sets the loading of the 8 bits literal into the destination
register upper or lower byte.
3.1.3. Arithmeticoperations
In what concerns the arithmetic operations, while the ADD
and SUB instructions support the computation of the coor-
dinates of the MBs and of the candidate blocks, as well as the
updating of control variables in loops, the DIV2 instruction
(integer division by two) allows, for example, to dynamically
adjust the search area size, which is most useful in adaptive
ME algorithms. Moreover, these three instructions also pro-
vide some extra information about its outcome that can be
used by the jump (J) instruction, to conditionally change the
control ﬂow of a program.
3.1.4. Graphicsoperation
The SAD16 operation allows the computation of the SAD
similarity measure between an MB and a candidate block.
To do so, this operation computes the SAD value considering
two sets of sixteen pixels (the minimum amount of pixels for
an MB in the MPEG-4 video coding standard) and accumu-
latestheresulttothecontentsofaGPRs.Thecomputationof
a SAD value for a given (16 × 16)-pixel candidate MB there-
fore requires the execution of sixteen consecutive SAD16 op-
erations. To further improve the algorithm eﬃciency and re-
duce the program size, both the horizontal and vertical co-
ordinates of the line of pixels of the candidate block under
processing are also updated with the execution of this opera-
tion. Likewise the arithmetic operations, the outcome of this
operation also provides some extra information that can be
used by the jump (J) instruction to conditionally change the
control ﬂow of a program.
3.1.5. Memorydatatransferoperation
The processor comprises two small and fast local memo-
ries, to store the pixels of the MB under processing and of
its corresponding search area. To improve the processor per-
formance, a memory data transfer operation (LD) was also
included, to load the pixel data into these memories. SuchT. Dias et al. 5
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Figure 3: Architecture of the proposed ASIP.
operation is carried out by means of an address generation
unit (AGU), which generates the set of addresses of both
the corresponding internal memory as well as of the external
frame memory, that are required to transfer the pixel data.
The selection of the target memory is carried out by means
of a 1-bit control ﬁeld, which is used to specify the type of
image area that is loaded into the local memory. As a con-
sequence, this operation is performed independently for the
dataconcerningagivenMBandforthecorrespondingsearch
area.
3.2. Microarchitecture
TheproposedISAissupportedbyaspeciallydesignedmicro-
architecture, following strict power and area driven policies
to support its implementation in portable and mobile plat-
forms. This micro-architecture presents a modular structure
andiscomposedbysimpleandeﬃcientunitstooptimizethe
data processing, as it can be seen from Figure 3.
3.2.1. Controlunit
The control unit is characterized by its low complexity, due
to the adopted ﬁxed instruction encoding format and a care-
ful selection of the opcodes for each instruction. This not
only provided the implementation of a very simple and fast
hardwired decoding unit, which enables almost all instruc-
tions to complete in just one clock cycle, but also allowed the
implementation of eﬀective power saving policies within the
processors functional units, such as clock gating and operat-
ing frequency adjustment. The former technique is applied
to control the switching activity at the function unit level, by
inhibiting input updates to functional units whose outputs
are not required for a given operation, while the latter ad-
justs the operating frequency according to the programmed
algorithm and the current available energy level.
3.2.2. Datapath
For more complex and speciﬁc operations, like the LD and
SAD16 instructions, the datapath also includes specialized
units to improve the eﬃciency of such operations: the AGU
and the SAD unit (SADU), respectively.
The LD operation is executed by a dedicated AGU op-
timized for ME, which is capable of fetching all the pix-
els for both an MB and an entire search area. To maximize
the eﬃciency of the data processing, this unit can work in
parallel with the remaining functional units of the micro-
architecture. Using such feature, programs can be optimized
by rescheduling the LD instructions to allow data fetching
from memory to occur simultaneously with the execution
of other parts of the program that do not depend on this
data. For implementations imposing strict constraints in the
power consumption, memory accesses can be further op-
timized by using eﬃcient data reuse algorithms and extra
hardware structures [4, 14]. This not only signiﬁcantly re-
duces the memory traﬃc to the external memory, but also
provides a considerable reduction in the power consumption
of the video encoding system.
TheSADUcanexecutetheSAD16operationinuptosix-
teen clock cycles and is capable of using the arithmetic and
logic unit (ALU) to update the coordinates of the candidate
block line of pixels. The number of clock cycles required for
the computation of a SAD value is imposed by the type of
architecture adopted to implement this unit, which depends
on the power consumption and implementation area con-
straints speciﬁed at design time. Thus, applications impos-
ing more severe constraints in power or area can use a serial
processing architecture, that reuses hardware but takes more
clock cycles to compute the SAD value, while others with-
out so strict requisites may use a parallel processing archi-
tecture that is able to compute the SAD value in only one
single clock cycle. Pipelined versions of the SADU are also
supported to allow better tradeoﬀs between the latency, the
power consumption, and the required implementation area,
thusprovidingincreasedﬂexibilityfordiﬀerentimplementa-
tions of the proposed ASIP.
Despite all these diﬀerent alternatives in what concerns
the SADU architecture to meet the desired performance
level, the implemented SADU also adopted an innovative
and eﬃcient arithmetic unit to compute the minimum SAD
distance [15] that allows the proposed processor to better
comply with the low-power constraints usually found in au-
tonomousandportablehandhelddevices.Suchunitnotonly
avoids the usage of carry-propagate cells to compute and
compare the SAD metric, by adopting carry-free arithmetic,6 EURASIP Journal on Embedded Systems
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but it also generates a “greater or equal” (GE) signal, issued
by the best-match detection unit (see Figure 4). This signal
is obtained from the partial values of the SAD measure, by
comparing the current metric value with the best one previ-
ously obtained. It can be used by the main state machine to
update the output register corresponding to the current MV.
Duetoitsnulllatency,thisGEsignalcanalsobeusedtoapply
the set of power-saving techniques that have been proposed
in the last few years [16]. In fact, it is used as a control mech-
anism to avoid needless calculations in the computation of
the best match for a macroblock, by aborting the ME pro-
cedure as soon as the partial value of the distance metric for
thecandidateblockunderprocessingexceedstheonealready
computed for the current block [16]. Such computations can
beavoidedbydisablingallthelogicandarithmeticunitsused
in the computation of the SAD metric, thus providing signif-
icant power saving ratios. On average, this technique allows
to avoid up to 50% of the required computations [16], giving
rise to a reduction of up to 75% of the overall power con-
sumption [15].
3.2.3. Externalinterface
TheproposedASIPpresentsanexternalinterfacewithaquite
reduced pin count, as shown in Figure 5, that allows an easy
embeddingofthepresentedmicro-architectureinbothexist-
ing and future video encoders. Such interface was designed
not only to allow eﬃcient data transfers from the external
frame memory, but also to eﬃciently export the coordinates
of the best matching MVs to the video encoder. In addition,
it also provides the possibility to download the processor’s
ﬁrmware, that is, the compiled assembly code of the desired
ME algorithm.
Since pixels for ME are usually represented using 8 bits
and MVs are estimated using pixels from the current and
previous frames (each frame consists of 704 × 576pixels in
the4CIFimageformat),theinterfacewiththeexternalframe
memory was designed to allow 8 bits data transfers from a
1MB memory address space. Thus, the proposed interface
with such external memory bank is done using three I/O
ports: (i) a 20 bits output port that speciﬁes the memory ad-
dress for the data transfers (addr); (ii) an 8 bits bidirectional
port for transferring the data (data); and (iii) a 1-bit output
port that sets whether it is a load or store operation (#oe we).
Since the external frame memory is to be shared between the
video encoder and the ME circuit, the proposed ASIP inter-
face has two extra 1-bit control ports to implement the re-
quired handshake protocol with the bus master: the req port
allows requesting control of the bus to the bus master, while
the gnt port allows the bus master to grant such control.
To minimize the number of required I/O connections,
the coordinates of the best matching MVs are also outputted
through the data port. Nevertheless, such operation requires
two distinct clock cycles for its completion: a ﬁrst one to out-
put the low-order 8 bits of the MV coordinate and a second
one to output its high-order 8 bits. In addition, every time a
new value is outputted through the data port, the status of
the done output port is toggled, in order to signal the video
encoder that new data awaits to be read at the data port.
This port is also used to dynamically aquire the energy
level that is available to compute the motion estimation at
anyinstant(seeFigure 5). Such level may be used by adaptive
algorithmstoadjusttheoverallcomputationalcostoftheME
procedure.
Theprocessor’s ﬁrmware,corresponding to thecompiled
assemblycodeoftheconsideredMEalgorithm,isalsodown-
loaded into the program RAM through the data port. To do
so, the processor must be in the programming mode, which
it enters whenever a high level is simultaneously set into the
rst and en input ports. In this operating mode, after having
acquired the bus ownership, the master processor supplies
memory addresses through the addr port and loads the cor-
respondinginstructionsintotheinternalprogramRAM.TheT. Dias et al. 7
...
0042h 81efh SAD16 R1, R14, R15
0043h 81efh SAD16 R1, R14, R15
0044h 81efh SAD16 R1, R14, R15
0045h 81efh SAD16 R1, R14, R15
0046h eb21h SUB R11, R2, R1
0047h 684bh J.N NEXT_POS
0048h 2041h MOVR R2, R1
0049h 20c5h MOVR R6, R5
004ah 20e4h MOVR R7, R4
004bh NEXT_POS:
004bh c448h ADD R4, R4, R8
004ch eb94h SUB R11, R9, R4
004dh 6850h J.Z NEWLINE
004eh c338h ADD R3, R3, R8
004fh 680eh J.U LOOP
0050h NEWLINE:
0050h 2091h MOVR R4, R17
0051h e404h SUB R4, R0, R4
0052h c558h ADD R5, R5, R8
0053h eb95h SUB R11, R9, R5
0054h 6858h J.Z END
0055h 2170h MOVR R11, R16
0056h c33bh ADD R3, R3, R11
0057h 680eh J.U LOOP
0058h END:
...
Figure 6: Fraction of one of the output ﬁles obtained with the as-
sembly compiler.
processor exits this programming mode as soon as the last
memory position of the 1kB program memory is ﬁlled in.
Once again, each 16 bits instruction takes two clock cycles to
be loaded into the program memory, which is organized in
the little-endian format.
4. SOFTWARE TOOLS
To support the development and implementation of ME al-
gorithms using the proposed ASIP, a set of software tools was
developedandmadeavailable,namely,anassemblycompiler
and a cycle-based accurate simulator.
Since the proposed ASIP architecture and the considered
instruction set do not support subroutine calls nor make
use of an instruction/data stack, the implementation of the
compiler consists of a straightforward parsing of the assem-
bly instruction directives (as well as their register operands),
followed by a corresponding translation into the appropri-
ate opcodes, in order to translate the sequence of assembly
instructions into a series of 16 bits machine code words of
program data. The exception to this direct translation occurs
whenever a jump instruction has to be compiled. A two-step
strategy was adopted to compile these control ﬂow instruc-
tions, in order to determine the target address of each jump
invoked within the program.
In Figure 6 it is presented a fraction of one of the out-
put ﬁles (code.lst) that are generated during this translation
process. This ﬁle presents three diﬀerent sorts of informa-
tion,disposedinthreecolumns(seeFigure 6).Whiletheﬁrst
column presents the eﬀective address of each instruction (or
label), the second column presents the instruction code of
the assembly directive presented in the third column. In the
illustrated case, it is presented a fraction of an implementa-
tion of the FSBM algorithm (used as reference in the consid-
ered algorithm comparisons). As it can be seen in Figure 6,
the resulting SAD value, accumulated in R1 register after a
sequence of 16 SAD16 instructions (one for each row of the
macroblock), is compared with the best SAD value (stored in
R2)that wasfoundinprevious computations.Depending on
thediﬀerencebetweenthesevalues,thecurrentSADvalue,as
well as the corresponding MV coordinates (R5, R4), will be
stored in R2, R6, and R7 registers, in order to be considered
in the next searching locations. In the remaining instruc-
tions, the MV coordinates are incremented and it is checked
if the last column and line of the considered search area were
already reached, respectively.
The implementation and evaluation of the ME algo-
rithms were supported by implementing an accurate simula-
tor of the proposed ASIP. It provides important information
about: the number of clock cycles required to carry out the
ME of a given macroblock, the amount of memory space re-
quiredtostoretheprogramcode,theobtainedmotionvector
and corresponding SAD value, and so forth.
5. IMPLEMENTATION AND EXPERIMENTAL RESULTS
To assess the performance provided by the proposed ASIP,
themicroarchitecturecorewasimplementedbyusingthede-
scribed serial processing architecture for the SADU module
(see Figure 4) and a simpliﬁed AGU that does not allow data
reusage.Thismicroarchitecturewasdescribedusingbothbe-
havioral and fully structural parameterizable IEEE-VHDL.
The ASIP was ﬁrstly implemented in a FPGA device, in order
toprooftheconcept.Later,anASICwasspeciﬁcallydesigned
i no r d e rt oe v a l u a t et h ee ﬃciency of the proposed architec-
ture and of the corresponding ISA for motion estimation.
The performance of the proposed ASIP was evaluated by
implementing several ME algorithms, such as the FSBM, the
4SS, the DS, and the MVFAST and FAME adaptive ME al-
gorithms. These algorithms were programmed with the pro-
posed instruction set and the ASIP operation was simulated
by using the developed software tools (see Section 4). Such
simulation phase was fundamental to obtain the number of
clockcyclesrequiredtoimplementthealgorithms,whichim-
plicitly deﬁnes the minimum clock frequency for real-time
processing,aswellasthesizeofthememoryrequiredtostore
the programs.
Table 2 provides the average number of clock cycles per
pixel (CPP) required to implement the several considered al-
gorithms, using the following benchmark video sequences:
mobile,carphone,foreman,tabletennis,bus,andbream.These
are well-known video sequences with quite diﬀerent charac-
teristics, in terms of both movement and spacial detail. The
presented results were obtained for a search area with 16×16
candidate locations and for the ﬁrst 20 frames of each video8 EURASIP Journal on Embedded Systems
Table 2:Requiredclockcyclestoprocesseachpixelconsideringsev-
eral diﬀerent algorithms and video sequences.
Video seq. FSBM 4SS DS MVFAST FAME
Mobile 265 19 15 9 8
Carphone 265 21 18 13 9
Foreman 265 21 18 13 9
Table tennis 265 19 15 8 6
Bream 265 19 15 8 8
Bus 265 24 21 18 8
Maximum 265 24 21 18 9
Table 3: Required operating frequencies to process QCIF and CIF
video sequences in real time.
Format FSBM 4SS DS MVFAST FAME
QCIF 200MHz 20MHz 18MHz 15MHz 8MHz
CIF 800MHz 75MHz 65MHz 55MHz 28MHz
Table 4: Code size of the proposed algorithms (words of 16bits).
Algorithm FSBM 4SS DS MVFAST FAME
Code size 56 365 460 744 917
sequence. Moreover, redundancy was eliminated in both the
4SS and the MVFAST algorithms, by avoiding the computa-
tion of SAD more than once for a single location.
The results presented in Table 2 evidence the huge reduc-
tion of the number of performed computations that can be
achieved when fast search algorithms are applied. The MV-
FAST and FAME adaptive algorithms allow to signiﬁcantly
reduce the CPP even further, when compared with the 4SS
and the DS fast algorithms. By considering the maximum
value for the obtained CPPs (CPPM)a n dar e a l - t i m ef r a m e
rate of 30Hz for an H ×W image format, the required mini-
mumoperatingfrequency(φ)canbecalculatedforeachclass
of algorithms using (2),
φ = (H ×W) × CPPM × 30Hz. (2)
By considering the quarter common intermediate format
(QCIF) and the common intermediate format (CIF) image
formats,aswellasthevaluespresentedinTable 2 and(2),the
requiredminimumclockfrequencieswerecomputedandare
presented in Table 3. The obtained operating frequencies of
theproposedmotionestimatorsforfastadaptivesearchalgo-
rithmsaresigniﬁcantlylowerthantheoperatingfrequencyof
the ±1 full-search-based processor presented in [8].
In Table 4, it is represented the size of the memory re-
quired to store the programs corresponding to the consid-
ered algorithms. As it can be seen, the adaptive algorithms
require signiﬁcantly more memory for storing the program
than the 4SS. The memory requirements of the FAME algo-
rithm are even greater than the MVFAST, due to the need
to keep in memory more past information to achieve signif-
icantly better predictions. In fact, it requires approximately
13 times more memory than the FSBM. This is the price
to pay for the irregularity and also for the adaptability of
Table 5: Experimental results of the implementation of the video
encoder in the Xilinx ML310 development board.
Unit Slices LUTs BRAMs F (MHz)
AMEP core 2052 14% 2289 8% 208 67.18
Interface 207 1% 382 1% 0 156.20
the MVFAST and FAME algorithms (744×16bit). However,
since most of the portable communication systems already
provide nonvolatile memories with signiﬁcant capacity, the
power consumption gain due to the reduction of the operat-
ing frequency can supersede this disadvantage.
5.1. FPGAimplementationforproofofconcept
To validate the functionality of the proposed ASIP in a
practical realization, a hybrid video encoder was developed
and implemented in a Xilinx ML310 development platform,
making use of a Virtex-II Pro XC2VP30 FPGA device from
Xilinx embedded in the board [17]. Besides all the imple-
mentation capabilities oﬀered by such conﬁgurable device,
this platform also provides two Power-PC processors, sev-
eral block RAMs (BRAMs), and high speed on-chip bus-
communication links to enable the interconnection of the
Power-PC processors with the developed hardware circuits.
The prototyping video encoding system was imple-
mented by using these resources. It consists of the devel-
oped ASIP motion estimator, a software implementation of
an H.263 video encoder, built into the FPGA BRAMs and
running on a 100–300MHz Power-PC 405D5 processor, and
of four BRAMs to implement the ﬁrmware RAM and the lo-
cal memory banks in the AGU of the proposed ASIP. Fur-
thermore, the Power-PC processor and the developed mo-
tionestimatorwereinterconnectedaccordingtotheinterface
scheme described in Figure 5, using both the high-speed 64
bits processor local bus (PLB) and the general purpose 32
bits on-chip peripheral bus (OPB), where the Power-PC was
connected as the master device. Such interconnect buses are
used not only to exchange the control signals between the
Power-PC and the proposed ASIP, but also to send all the re-
quired data to the proposed motion estimator, namely, the
ME algorithm program code and the pixels for both the can-
didate and reference blocks. Moreover, a simple handshake
protocol is used in these data transfers to bridge the diﬀerent
operating frequencies of the two processors.
The operating principle of the proposed prototyping hy-
brid video encoder consists only of three diﬀerent tasks re-
lated to motion estimation: (i) conﬁguration of the ME co-
processor, by downloading an ME algorithm and all the
conﬁguration parameters (MB size, search area size, image
width,andimageheight)intothecodememoryandtheSPRs
of the proposed ASIP; (ii) data transfers from the Power-PC
to the proposed ASIP, which occur on demand by the mo-
tion estimator and are used either to download the MB and
the search area pixels into the AGU local memories or to
supply additional information required by adaptive ME al-
gorithms, depending on the memory position addressed byT. Dias et al. 9
Table 6: Experimental results of the synthesized ASIP components
for the maximum frequencies and 0.18μm CMOS technology.
Unit Area (μm2) Max. freq. Power at max. freq.
AMEP core 128625 144MHz 48mW
AGU 28889 154MHz 49mW
ALU 3496 481MHz 13mW
SADU 16961 275MHz 22mW
Best-match DU 9489 500MHz 14mW
Table 7: Experimental results of the synthesized ASIP components
operating at 100MHz and 0.18μm CMOS technology.
Unit AGU ALU SADU BMDU AMEP core
Power (mW) 8.29 1.92 3.40 1.26 19.96
Table 8: Estimated power consumption of the ASIP for diﬀerent
frequencies and 0.18μm CMOS technology.
Freq. (MHz) 8 1 51 82 02 85 56 57 51 0 0
Power (mW) 1.6 3 3.5 4 5.5 11 13 15 20
the ASIP; and (iii) data transfers from the proposed ASIP to
the Power-PC, that are used to output the coordinates of the
best-match MV and the corresponding SAD value, as well as
the current conﬁguration parameters of the motion estima-
tor, since some adaptive ME algorithms change these values
during the video coding procedure.
Table 5 presents the experimental results that were ob-
tained with the implementation of the proposed video cod-
ing system in the Virtex-II Pro XC2VP30 FPGA device. Such
results show that by using the proposed ASIP, it is possi-
ble to estimate MVs in real time (30fps) for the QCIF and
CIF image formats by using any fast or adaptive search algo-
rithms, except the 4SS for CIF images (see Table 3). More-
over, the minimum throughput achieved for the considered
algorithms (4SS) is about 2.8Mpixels/s, corresponding to a
relative throughput per slice of about 1.36kpixels/s/slice.
The operating frequency of the ASIP can be changed
in the FPGA by using the digital clock managers (DCMs).
In this case, the DCMs were used to conﬁgure setup pairs
of algorithms/formats-frequencies depicted in Table 3.H o w -
ever, in an ASIC implementation, an additional input is re-
quired in the ASIP in order to sense, at any time, the amount
of energy that is still available; and an extra programmable
divisor to adjust the clock frequency. The control of this dy-
namicadjustmentcanbedonebytheASIPandtheprogram-
ming of the divisor can be done through an extra output reg-
ister.
5.2. Standard-cellimplementation
The proposed motion estimator was implemented using the
Synopsis synthesis tools and a high-performance StdCell li-
brary based on a 0.18μmC M O Sp r o c e s sf r o mUMC [18].
The obtained experimental results concern an operating en-
vironmentimposingtypicaloperatingconditions:T = 25◦C,
Vdd = 1.8V,the“suggested 20k”wireloadmodel,andsome
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Figure 7: Power consumption corresponding to each of the consid-
ered algorithms and image formats.
constraints that lead to an implementation with minimum
area. Typical case conditions have been considered for power
estimation, and prelayout netlist power dissipation results
are presented.
The ﬁrst main conclusion that can be drawn from the
synthesis results presented in Tables 6, 7,a n d8 is that the
power consumption of the proposed ASIP for ME with the
adaptive ME algorithms is very low. Operating at a frequency
of 8MHz, it only consumes about 1.6mW, which does not
imply any signiﬁcant reduction of the life time of our ac-
tual batteries (typically 1500mAh batteries). For the 4SS al-
gorithm, the operating frequency increases to about 20MHz
but the power consumption is kept low, about 3.9mW. The
setup corresponding to the FSBM algorithm for the CIF im-
age format was not fully synthesized, since the required op-
erating frequency is beyond the technology capabilities. The
maximum operating frequency obtained with this architec-
ture and with this technology is about 144MHz, as it can be
seen in Table 6. Near this maximum frequency, which corre-
sponds to having the components of the processor operating
at100MHz,thepowerconsumptionbecomesapproximately
20mW (see Table 7).
Tables 7 and 8 present the power consumption values
estimated for the required minimum operating frequencies.
Two main clusters of points can be identiﬁed in the plot of
Figure 7: the one for the QCIF and the one for the CIF for-
mat. The former format requires operating frequencies be-
low 25MHz and the corresponding power consumption is
below 6mW, while for the CIF format the operating fre-
quency is above 50MHz and the power consumption is be-
tween 10mW and 15mW. The exception is the FAME algo-
rithm, for which the operating frequency (28MHz) and the
power consumption (5.5mW) values for the CIF format are
closer to the QCIF values.
Common ﬁgures of merit for evaluating the energy and
the area eﬃciencies of the video encoders are the number
of Mpixels/s/W and the number of Mpixels/s/mm2. For the
designed VHDL motion estimator, the eﬃciency ﬁgures are,
on average, 23.7Mpixels/s/mm2 and 544Mpixels/s/W. These10 EURASIP Journal on Embedded Systems
values can be compared with the ones that were presented
for the motion estimator ASIP proposed in [19], after nor-
malizing the power consumption values to a common volt-
age level: 22Mpixels/s/mm2 and 323Mpixels/s/W. Hence,
it can be concluded that the proposed motion estimator is
more eﬃcient in terms of both power consumption and
implementation area. In fact, the improvements should be
even greater, since the proposed circuit was designed with a
0.18μm CMOS technology, while the circuit in [19]w a sd e -
signed with a 0.13μmC M O St e c h n o l o g y .
6. CONCLUSIONS
An innovative design ﬂow to implement eﬃcient motion es-
timators was presented here. Such approach is based on an
ASIP platform, characterized by a specialized datapath and
a minimum and optimized instruction set, that was spe-
ciallydevelopedtoallowaneﬃcientimplementationofdata-
adaptive ME algorithms. Moreover, it was also presented a
set of software tools that were developed and made available,
namely, an assembler compiler and a cycle-based accurate
simulator, to support the implementation of ME algorithms
using the proposed ASIP.
The performance of the proposed ASIP was evaluated by
implementing a hybrid video encoder using regular (FSBM),
irregular (4SS and DS), and adaptive (MVFAST and FAME)
ME algorithms using the developed software tools and a Xil-
inx ML310 prototyping environment, that includes a Virtex-
II Pro XC2VP30 FPGA. In a later stage, the performance of
the developed microarchitecture was also assessed by synthe-
sizing it for an ASIC using a high-performance StdCell li-
brary based on a 0.18μm CMOS process.
The presented experimental results proved that the pro-
posed ASIP is capable of estimating MVs in real time for the
QCIFimageformatforallthetestedfastMEalgorithms,run-
ning at relatively low operating frequencies. Furthermore,
the results also showed that the power consumption of the
proposed architecture is very low: near 1.6mW for the adap-
tive FAME algorithm and around 4mW for the remaining
irregular algorithms that were considered. Consequently, it
can be concluded that the low-power nature of the proposed
architecture and its high performance make it highly suit-
able for implementations in portable, mobile, and battery-
supplied devices.
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